Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🏗 Computer Architecture
RISC-V, Pipelining, Cache Optimization, Microcode
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
121120
posts in
309.2
ms
Discussion - Investigation of Single Thread CPU "
Thoughput/cycle
"
forums.anandtech.com
·
14h
⚙️
Performance Profiling
Versor
: A Geometric
Sequence
Architecture
arxiv.org
·
9h
🌳
Tree-sitter
RISC-V
Pivots
from Academia to Industrial
Heavyweight
eetimes.com
·
20h
⚡
RISC-V
AI
Inference
Needs A
Mix-And-Match
Memory Strategy
semiengineering.com
·
6h
🔁
Cache Coherence
Show HN:
SnesGPT
, micro-GPT ported to
ASM
on the Super Nintendo
github.com
·
2h
·
Discuss:
Hacker News
🖥️
Emulation
Execution-Centric Characterization of
FP8
Matrix Cores, Asynchronous Execution, and Structured Sparsity on AMD
MI300A
arxiv.org
·
9h
⚙️
Performance Profiling
We have
outgrown
the
Process
model
sidhion.com
·
1h
·
Discuss:
Hacker News
🧠
Memory Models
An
async
HTTP server in ~80 lines of modern C++ (
coroutines
)
vixcpp.com
·
6h
·
Discuss:
Hacker News
🔌
Network Programming
The
BEHILOS
Benchmark: Performance Analysis of
Low-Footprint
CLI Search Tools
dev.to
·
1h
·
Discuss:
DEV
⚙️
Performance Profiling
Intel "Nova Lake" Compute
Tile
Die-sizes
Surface
techpowerup.com
·
1d
⚙️
CPU Microarchitecture
Feedback
Control for Computer Systems
janert.org
·
6h
⏱️
Real-time Systems
AI in Multiple
GPUs
: Understanding the Host and Device
Paradigm
towardsdatascience.com
·
1h
🔁
Cache Coherence
Minimum
Energy Per
Query
semiengineering.com
·
6h
💾
Cache Optimization
htfab/microlane
: Self-contained RTL to GDS flow for simple chip designs
github.com
·
15h
·
Discuss:
Hacker News
🏗️
System Design
Samsung: "Expanding CPU Capabilities for On-device AI with Arm
SME2
[as implemented in the
Exynos
2600]"
semiconductor.samsung.com
·
1d
·
Discuss:
r/hardware
⚙️
CPU Microarchitecture
How I Built
MemCP
:
Giving
Claude a Real Memory
dev.to
·
1d
·
Discuss:
DEV
🗺️
Memory Mapping
How High Can
Micron
Go In the Memory
Supercycle
? Here's What History Says
finance.yahoo.com
·
18h
💾
Cache Optimization
Benchmarking
Claude C
Compiler
dineshgdk.substack.com
·
2d
·
Discuss:
Substack
,
r/programming
🔨
Incremental Compilation
The Intel 286
CPU
is 44 years old
blog.adafruit.com
·
1d
⚙️
CPU Microarchitecture
Building an
x86
"Motherboard" and Running MS-DOS on It (
ikejima.org
)
blog.ikejima.org
·
3h
🖥️
Emulation
Loading...
Loading more...
Page 2 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help